



HARDWARE DEVELOPMENT,

ITEM 0004

OF

MICROPROCESSOR-BASED POWER CONDITIONER CONTROLLER

CONTRACT NO DAAKTO-78-C-0117

PREPARED FOR

U. S. ARMY MERADCOM

FORT BELVOIR, VIRGINIA 22060

PREPARED BY

YUCCA INTERNATIONAL INCORPORATED

14415 N. SCOTTSDALE ROAD

SUITE 700

SCOTTSDALE, ARIZONA 85260



APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED



3

FILE COPY

# **DISCLAIMER NOTICE**

THIS DOCUMENT IS BEST QUALITY PRACTICABLE. THE COPY FURNISHED TO DDC CONTAINED A SIGNIFICANT NUMBER OF PAGES WHICH DO NOT REPRODUCE LEGIBLY.

## TABLE OF CONTENTS

	_ <u>PA</u>
1.0.0	SUMMARY
2.0.0	PREFACE
3.0.0	COPYRIGHT PERMISSION
4.0.0	INTRODUCTION
5.0.0	INVESTIGATION
5.1.0	OVERVIEW
5.2.0	MPU AND PERIPHERAL INPUT/OUTPUT BOARD 5
5.3.0	SENSE SIGNAL ACQUISITION AND CONVERTER SCR TIMING BOARD . 7
5.3.1	CONVERTER SCR TIMING CIRCUITRY
€.0.0	DISCUSSION
7.0.0	CONCLUSION
8.0.0	RECOMMENDATION

### LIST OF ILLUSTRATIONS

FIGURE 1	CONTROLLER BLOCK DIAGRAM
FIGURE ?	CONTROLLER BREADBOARD PHYSICAL CONFIGURATION
FIGURE 3	ADDRESS MAP
FIGURE 4	ADDRESS ASSIGNMENT
FIGURE 5	BIT INTERPRETATION OF DATA READ FROM HARDWARE
FIGURE 6	SIMPLIFIED DIAGRAM OF RESONANT CONVERTER WITH OPTICAL COUPLER SENSING
FIGURE 7	CONNECTOR P5 PIN LIST
FIGURE 8	CONNECTOR P6 PIN LIST
FIGURE 9	CONNECTOR P7 PIN LIST
FIGURE 10	EDGE CONNECTOR P1, P2, P3 PIN LIST
FIGURE 11	CONTROLLER PARTS LIST
FIGURE 12	MPU BOARD SCHEMATIC
FIGURE 13	BOARD #1 SCHEMATIC
FIGURE 14	MOTOROLA EXORCISER TO MC6809 SOCKET INTERFACE
FIGURE 15	CONVERTER SCR SIMULATOR
FIGURE 16	FRONT PANEL SIMULATOR

Acces	sion For
NTIS	GRALI
DDC T	AB T
Unann	ounced []
Justi	fication
E7	
Distr	ibution/
	lability Codes
	Avail and/or
Dist	special
7	121
1	145
1	100

1.0 SUMMARY

This report covers effort/under contract-DAAK78-78-8-8117 to develop a microprocessor-based controller for the Delco 15 KW power conditioner.

Continuing from the microprocessor selection, the previous task, the controller hardware was developed and tested during this task. The controller software will be developed in the next task.

The controller hardware conforms closely to the controller baseline design concepts of Task 2. A variation from the baseline did occur in the converter SCR commutation sense circuitry. The existing Delco commutation sense signals will not be used by the controller breadboard. Instead, a more direct and perhaps more reliable method of sensing the converter SCR commutation will be implemented with optical couplers. This method is presented in detail in the report.

Additional hardware, external to the controller, was developed to facilitate testing of the controller breadboard. An interface was developed between the Motorola Exorciser development system and the controller. The Exorciser interface was connected to the empty 6809 microprocessor socket on the controller. Special debug facilities in the Exorciser permitted the microprocessor address, data, and control lines to be exorcised easily from a keyboard. Special circuitry was developed to simulate portions of the power conditioner. The power conditioner simulation devices and the Exorciser development system were used to debug and verify correct operation of the hardware without the 6809 microprocessor and controller software.

#### 2.0.0 PREFACE

The work described in this report was performed by Yucca International, Inc. under the direction of the U. S. Army Mobility Equipment Research and Development Command. This report completes the fourth task of the first phase of the U. S. Army contract no. DAAK-70-78-C-0117. The contracting officer's representative is Dr. David Lee of the U. S. Army MERADCOM Headquarters at Fort Belvoir, Virginia.

#### 3.0.0 COPYRIGHT PERMISSION

No copyright permission is required.

#### 4.0.0 INTRODUCTION

This is a report of the fourth task of six tasks of the U. S. Army contract no. DAAK70-78-C-0117.

Performed during the previous tasks was the baseline design of the controller and selection of an optimum microprocessor. Performed during this task was the development of the controller hardware based on the concepts outlined in Task 2, the baseline design. The objective of this task was to build the necessary hardware to perform voltage and current regulation of the converter section of the Delco 15 KW power conditioner.

The objective also included testing of the hardware to debig any wiring errors and assure that all parts were functional and that the circuitry will work as expected.

Contained in the report is a description of the breadboard and is supplemented with schematics and a parts list.

#### 5.0.0 INVESTIGATION

#### 5.1.0 OVERVIEW

Figure #1 is a block diagram of the controller. The circuitry that will perform the voltage and current regulation function required of the controller during this phase of the contract was breadboarded on two separate wire-wrap boards. The interconnects are made through a motherboard. The microprocessor, EPROM, RAM and input/output are contained on one board and the Converter SCR timing circuitry and sense signal data acquisition circuitry is on the other. An empty slot on the motherboard is reserved for a board which will contain the Inverter SCR timing circuitry and additional circuitry to be developed in the next phase of the contract.

The two boards developed during this phase will be designated as follows:

- 1) MPU and Peripheral Input/output Board or simply "MPI board;"
- 2) Sense Signal Aquisition and Converter Timing Board or simply "Board #1." The circuitry that will be developed during the next phase of the contract will be referred to as Board #2 and it will include the following:
  - 1) Overtemperature sensing circuitry:
  - 2) Slow fan speed sense circuitry;
  - Power supply failure early detection circuitry;
  - 4) Special circuitry used for self-test;
  - 5) Inverter SCR timing circuitry.

Figure #2 shows the general layout of the breadboard and lists the required power supplies.

The controller design uses a combination of TTL, LSTTL, and CMOS. Due to the low power and high noise immunity characteristic of CMOS, it was the preferred family and was used where speed was not critical and if it would not result in a significant increase in package count. If possible and practical, as controller development progresses, more TTL may be replaced by CMOS. The CMOS used on Board #1 is currently deriving its power from the +5 volts supply but may be connected to higher voltages for greater noise immunity and speed of operation if the need arises.

The IC's used in the breadboard, in general, are commercial versions of components that are available in military versions at a higher cost. The parts list, Figure #11, provides the actual component used on the breadboard.

The breadboard conforms very closely to the concepts outlined in the report on task 2, the baseline design of the controller. The only variation occurred in the converter SCR timing circuitry. This variation is due to a change in the way the converter SCR commutation is sensed. The variation will be described in detail later.

For testing purposes, it was necessary to design and build additional hardware external to the controller to simulate the converter SCR's, the front panel controls, and some sense signals. Other additional hardware included circuitry to interface the Motorola Exorciser microcomputer development system to the controller.

The schematics of the additional hardware are included in this report as Figures #14, 15, 16.

#### 5.2.0 MPU AND PERIPHERAL INPUT/OUTPUT BOARD

This board contains the microprocessor EPROM, RAM, and I/O. It also contains circuitry which generates sync signals used by the sense signal data acquisition circuitry when measuring inverter output voltages. The schematic of the MPU board is shown in Figure #12.

The principal components on the board are two 2716's (for a total of 4K bytes of EPROM), two MC6810's (for 256 bytes of RAM), two MC68B21's.

Sockets are reserved on the board for the MC6809 microprocessor and MC6846 ROM-I/O-timer. They will be implemented when samples become available. The 6846 contains 2K of ROM which can replace one of the 2716's when the software is finalized. The 6846 will also have an 8 bit I/O port that will provide additional I/O capability.

The 8T97's used for buffering the addresses are optional. They can be replaced by 16 pin headers containing jumpers.

A keyboard/display controller has been included on the board to simplify and minimize the components necessary for interfacing to a display. The 8279 will multiplex the displays for less power consumption and allow non-hex characters to be displayed. This feature will be useful for displaying some alpha characters in addition to hexidecimal characters. The 8279 can be connected to an undecoded keyboard which may be used to enter diagnostic or trouble shooting commands when operating the controller free of a development system.

Sufficient board space has been reserved for EPROM and RAM expansion. There are several spare pins available on the motherboard for additional board to board wiring.

The ROM, RAM and I/O addresses assigned to the controller circuitry were chosen to avoid any data bus confliction when using the Exorciser as an MPU for the controller. The MC6809 simulator firmware and debug firmware reside in addresses above D000H in the Exorciser. The controller will be wired to ignore addresses above CFFFH when connected to the Exorciser development system. When the controller is operating stand alone, with its own MPU and software, it must have the capability to respond to addresses tetween FFFØH and FFFFH. These addresses will contain the MC6809 restart and vector branch table. (Pin 4 and pin 5 of A39 of the MPU board will be connected to ground when the stand alone mode is used.)

Figure #3 is an address map of the controller.

Figure #4 details specific addresses of the hardware.

Figure #5 details how each bit of the data bytes read back from the hardware (enabled by read enable signals) should be interpreted.

The MPU board connects to other parts of the controller and power conditioner via two connectors. P6 is a 50 pin connector which will connect to the power conditioner front panel. The frequency select switch and inverter output voltage BCD thumbwheel switches can be read, and up to 16 7-segment displays can be written over a 50 pin ribbon cable and a mating connector. An unencoded keyboard can be easily connected at a later date to serve as a development aid.

P1 is the 86 pin edge connector on the MPU board.

The controller will initially use the MC6809 and standard speed peripherals. When the hardware is proven and perfected, then faster program execution can be obtained, if desired, by using an MC68B09 microprocessor and faster memory and peripherals.

#### 5.3.0 SENSE SIGNAL ACQUISITION AND CONVERTER TIMING BOARD

Board #1 performs four separate functions. These are:

- 1) Converter SCR timing signal generation;
- Monitor converter SCR commutation sense signals;
- 3) Measure power conditioner sense signals;
- 4) Count waveform generation sync signals.

The converter SCR timing signals generated on this board will connect to Delco SCR gate drivers in the power conditioner. The frequency of the timing signals are based on a 10 bit digital value programmed into a 10 bit CMOS digital to analog converter.

Board #1 also contains circuitry which will monitor the converter SCR commutation sense signals from the power conditioner.

All of the converter SCR timing signals and SCR commutation signals are routed via P5, a 50 pin connector at the top of the board.

Board #1 contains two A/D converters which are used to measure an analog voltage that is selected by an analog multiplexer. Each A/D converter has a corresponding sample and hold and analog multiplexer associated with it, and is capable of measuring any one of eight channels. Fourteen of the 16 analog channels will connect to 14 sense signals in the power conditioner via P6, a 50 pin connector at the top of the board.

A counter is included on Board #1. It is used to count waveform generation sync pulses between each zero crossing of the Phase A inverter output voltage. The count at any instant can be used to define the number of degrees past zero degrees (or 180°) that ØA is at.

#### 5.3.1 CONVERTER SCR TIMING CIRCUITRY

This circuitry consists of two parts. One part generates a converter oscillator frequency. The other part distributes the pulses coming from the oscillator to six separate outputs. Each output will connect to a pair of converter SCR gate drivers in the power conditioner.

The converter oscillator frequency is generated by a DAC and VCO combination. The Analog Devices AD7522 10 bit CMOS DAC requires an external voltage reference. This is supplied by an AD584JH pin programmable precision voltage reference, that is programmed to +10%, ±30mv.

The AD7522LD used in conjunction with an LM741C operational amplifier will produce a -10 volt output full scale. A binary count of 3FFH loaded into the DAC will correspond to -10 volt output. A count of 000H will correspond to zero volts output.

This analog voltage is used to adjust the current drawn out of pin 6 of the EXAR XP2207C voltage-controlled oscillator. The output frequency of th VCO is adjustable from approximaterly 66Hz to 33KHz in the present configuration. An output frequency of 33KHz will be sufficient to drive to converter SCR's to supply a 15KW load. The procedure for increasing the oscillator frequency to accommodate a load requirement that exceeds 15KW is as follows.

If a DAC count of 3FFH is insufficient to maintain the inverter output voltage at nominal level due to an overload, then change the DAC count from 3FFH to 000H. Program the peripheral line PB5 to go low. This causes pin 9 of the VCO to go high which enable current to flow out of pin 7 of the VCO through R49 and R13. R13 can be adjusted to generate a VCO output frequency equivalent to a DAC count of 3FFH (approximately 33KHz). The output frequency may now be increased from 33KHz (approximate) by increasing the DAC count from 000H. Each time a transition is made from an overload condition to a normal load condition (or vice versa) it would be advisable to follow a procedure similar to the above to prevent possible overshoot or undershoot of inverter output voltage. The total timing current drawn out of pins 6 and 7 of the VCO should never exceed 6MA according to the VCO specification sheet. There are also range limitations on the timing resistors that should be observed if a modification is ever necessary. The optimum power supply for the VCO in this configuration is  $\pm$  6 volts,  $\pm$  7.5 volts is presently used because of convenience, but is well within the operating range of the device. A noteable feature of the VCO is that it has low sensitivity to power supply voltage changes (.15% frequency change per volt; according to the manufacturer specification).

The output of the VCO requires a level conversion to make it compatible with CMOS logic.

The second part of the converter SCR timing circuitry uses pulses coming from the converter oscillator to produce three clocks. Each consecutive oscillator pulse is converted to 12 us pulse width and then distributed to one of three lines in the following sequence; Phase A clock, Phase B clock, Phase C clock. The frequency of each clock will be 1/3 of the oscillator frequency.

These three clocks are shown leaving Board #1 schematic sheet 1 on the right and entering sheet 3 on the left. Each of the three clocks are delivered to its own coresponding SCR gate logic block. All three gate logic blocks shown on sheet 3 are identical and are associated with the converter SCR commutation sense circuitry. The converter SCR commutation sense signals enter on the left side of sheet 3. The sense signals (12 total) will be low if the corresponding SCR in the converter is conducting and high if it is not. Precautions must be taken to prevent opposite pairs of SCR's in a DC to DC resonant converter from being on at the same time. Therefore, circuitry in this SCR gate logic block examines all four sense signals coming from a DC to DC converter to verify each is high before another SCR pair, or same SCR pair, in that DC to DC converter will be fired. If all four sense signals are high, then the next time a 12 µs clock pulse arrives at the gate logic block, one of the two SCR pair lines (leaving sheet 3 on the right) will go low for 12 µs.

If one of the sense signals had been low when the clock nulse arrived, both of the SCR pair lines would have remained high and an interrupt (comm. fail int., MPU board, sheet 4) would have been issued to the microprocessor. The failing phase is identified by reading peripheral lines PC5, PC6, and PC7. The fail indication will go away auto matically if all four SCR's are not conducting when another clock pulse arrives.

The converter SCR timing pulses labeled at the right of Board #1 shent 3 schematic will alternate automatically between SCR pairs if the SCR pair fired last was verified to have turned on. If both commutation sense signals for an SCR pair do not go low (to indicate that one or both did not turn on) after a firing pulse had been sent to that SCR pair, then the alternate pair of SCR's will not be fired when the next clock

pulse arrives. Therefore, an LED failure in an optical coupler (which is very rare) will cause the opposite pair of SCR's not to receive any firing pulses. The controller will recognize a fail condition has occurred because the power output of the failing converter will drop below that of the other two converters.

The 12 converter commutation sense signals will be generated in the power conditioner from open collector outputs of 12 optical couplers. These 12 lines will be pulled high through pull-up resistors to the CMOS power supply level.

The optical coupler should be mounted close to the converter SCR's in the power conditioner to keep high voltage way from the controller boards. Figure #6 shows how the LED in the optical couplers will be connected to a resonant converter.

#### 6.0.0 DISCUSSION

The circuitry that will be used to perform voltage and current regulation of the converter section of the Delco 15 KW power conditioner was built. Also developed, was the circuitry that will measure inverter output voltage and current. This circuitry was developed during this phase instead of the next phase, for convenience. The circuitry necessary to correlate inverter output voltage measurements to an exact point on the output sine wave was also developed and exists on the breadboard except for the Phase A zero crossing detector which will be designed later.

Not developed during this task was the sense signal conditioning circuitry that will attenuate and filter the signals to a level suitable for measurement by the controller. The sense signals measured by A/D #1 must be in the range of -5v to +5v. A/D #2 will measure voltages between 0v and +10v. An optimum amount of filtering will be required

to remove unwanted ripple or noise but not slow or delay sense signal response. The sense signal conditioning circuitry will be developed after the sense signal outputs have been characterized and specific information about the sense signal waveforms is known.

The sense signal data acquisition circuitry on the controller breadboard was tested by measuring adjustable voltage sources. Voltages between 0 and +5v, in .5 volt increments were presented to the analog multiplexer inputs. The typical accuracy of the digital output of the A/D converters was .1% error, well below .25% error which would be suitable for controlling the inverter output voltage to within 1%.

The converter SCR commutation sense signal circuitry on the controller was developed to monitor the outputs of 12 optical couplers, instead of the existing Delco converter SCR commutation sense signals. This variation from the baseline design is expected to increase the reliability of the power conditioner while removing the need for one transformer (T2) and other components.

The 12 optical couplers, if implemented in the final power conditioner design, will replace the following components which are shown on page 6-4 and page 6-10 of Final Report AC-DC section, contract no. DAAK70-77-C-0035.

T2A, T2B, T2C, CR7-CR18, R7-R9 p. 6-4

R1-R6, R7-R30, C1-C12, U1, 1/2 U2 p. 6-10

The optical sensing method would require the following parts to be added to the power conditioner converter:

12 optical couplers

12 series resistors

12 protection diodes

12 pull-up resistors.

The optical couplers will sense each SCR directly. The present sensing circuitry will sense pairs of SCR's indirectly. Refer to the report of Task 1, of this contract, section 5.1.2 for a description of the Delco sensing method. The optical coupler sense circuitry will be tested with the Delco 15 KW power conditioner when the power conditioner is available.

#### 7.0.0 CONCLUSIONS

The hardware has been designed, constructed, and tested to the level practical before the software has been written. It is expected that some minor changes to the hardware may be necessary as software is being written and debugged.

#### 8.0.0 RECOMMENDATIONS

It is recommended that Yucca International proceed immediately to the next task, development of the controller software.





FIGURE 1: CONTROLLER FUNCTIONAL BLOCKS




REDUCK SUPRY +5 v.g. 4A The corne ing not mated with a scuttifler so pin colle and making connectors.

PI,PZ, and P3 are 86 pin edge connectors. They are connected in parallel by J1,J2,J3 on the matherboard

#15 & IA

CONTROLLER BREADBOARD PHYSICAL CONFIGURATION



notes The controller will respond to addresses between FFFOH and FFFFN only when it is being operated free of the Exarcises Development.

System. The vector address table is actually at hos CFFON - CFFFN.

4000H	DISPLAY DATA BUFFER DISPLAY COMMAND BUFFER
40A0 40A1 40A2	PERIPHERAL REGISTER A OR DATA DIRECTION REGISTER A CONTROL REGISTER A PERIPHERAL REGISTER B OR DATA DIRECTION REGISTER B
40A3	CONTROL REGISTER B

4000	PERIPHERAL REGISTER C OR DATA DIRECTION REGISTER C
4001	CONTROL REGISTER C
4062	PERIPHERAL REGISTER D OR DATA DIRECTION REGISTER
4063	CONTROL REGISTER D

WRITE	ENABLE	SIGNALS
8000	WEO	DIGITAL TO ANALOG CONVERTE LO BYTE
8001	WEI	DIGITAL TO ANALOG CONVERTE HI BYTE
8002	WE2	SPARE
8003	WE3	SPARE
8004	WEY	LOAD DAC
8005	WES	CLEAR COMMUTATION FAIL INTERRUPT
8006	WEG	SPARE
8007	WE7	SPARE

READ E	DABLE SIG	NALS
8000	REO	SPARE
8008	REI	AID#2 BYTE
3010	RE2	A/D#1 LO BAE
3018	RE3	A/D#1 HI BYTE
3020	REH	1/4° COUNTER LO BYTE
8028	RES	1/4° COUNTER HI BYTE
8030	RE6	BCD SWITCH LO BYTE
038	RE7	BCD SWITCH HI BYTE
040	RE8	FREQUENCY SWITCH
8048	RE9	WAVEFORM EPROM
050	RETO	SPARE
8058	REIL	SPARE
8060	RE12	SPARE
8068	REIS	SPARE
8070	REIY	SPARE
8078	REIS	SPARE

ADDRESS ASSIGNMENT


FIGURE 4

COOOH - CFFFH EPROM

X X X X X X X X X X X X X X X X X X X	RES (READ FREQUENCY SWITCH) RES 400HZ Selected RES 60HZ Selected RES 50HZ Selected
BCD DIGIT BCD DIGIT	RE7 (READ GCD THUMBWHEEL SWITCHES)
	THE TO SEE THOMBOTHER STATES
3RD MOST SIGNIFICANT BCD DIGIT BCD DIGIT BCD DIGIT	REG (READ BCD THUMBWHEE SWITCHES)
1/4° COUNTER UPPER BYTE BIS   BIN   BI3   BI2   BI1   BIO   89   88	RES (READ YY COUNTER HI BYTT)
1/4° COLDER LOWER BYE B7   B6   B5   B4   B3   B2   B1   B0	REY (READ 1/4 CONNTER LO BAT)
89   88   87   86   85   84   83   82	RE3 (READ A/OHA HI BYTE)
X   X   X   X   X   X   BI   BO	RE 2 (READ A 10#1 LG BYTE)
B7   B6   B5   B4   B3   B2   B1   B6	RE1 (READ AID# 2 8th)

BIT INTERPRETATION OF DATA READ HOM HARD WARE

FIGURE 5



Notes: 1. LED is part of optical coupler. A suitable optical coupler may be a Hewlett Packard HCPL-2601 (5082-4361)

2. LED 1 senses Q1, LEDZ senses Q2, ect.

SIMPLIFIED DIAGRAM OF RESONANT CONVERTER 3. DioDES 1-4 are protection diades.

WITH OPTICAL COUPLER SENSING

FIGURE 6

```
. PS PIN LIST
```

```
Pira
1
    ØA Q3 OFF SENSE
 2 OA Q2
    DA Q4
            11
   DA QI
5 QB Q3
           OFF
              SENSE
 6 ØB QZ
               11
               11
   ØB 04
          H \leftarrow H
 8 9B QI
9 90 93
          OFF SENSE
1 QC QZ
11 ØC Q4 "
               11
           11
               11
17 pc QI
```

CONVERTER SCR COMMUNATION STASE SIGNALS

LOW = SCR OFF

```
18 VCMOS
14 +5V
15
16
17
18 GND
```

CONVERIER SCR FIRING PULSES

CONNECTOR PS PIN LIST

```
P6
   PIN SENSE SIGNAL
   1 SPARE CHANNEL
   2
   3 INVERTER INPUT CURRENT LO
   4
   5 PA NVERIER OUTPUT VOLTAGE LO
       H = H = H
   6
   7 OF INVERTER OUTPUT VOLTAGE LO
   9 OF INVERTER OUTPUT VOLTAGE LO
        " " " HI
   10 11
   II OA INVERTER OUTPUT CURRENT LO
        " " "
   12 "
   13 OF INVERTER OUTPUT CURRENT LO
   14 "
   15 OC INVERTER OUTPUT CURRENT LO
  17 SPARE CHANNEL
  18
                           41
  19
      CONVERTER OUTPUT VOLTAGE
                           40
         11
  20
                           41
  21 PA INPUT VOLTAGE
                           40
  22 " "
               11
                           41
  23 OL INPUT
               VOLTAGE.
                          40
                          41
  24
  25 PC INPUT
               VOLTAGE
                          10
  27 ON CONVERTER OUTPUT VOLTAGE LO
  28 " " "
  29 DE CONV. OUT. VOLTAGE
                          40
  30 " "
                          1+1
  31 OC CONV. OUT ISLITAGE
                          40
  32 / "/
                          HI
  33
```

34

35

36 37 38 +5V

ROUND

CONNECTOR PG PIN LIST FIGURE 8

```
111
1
      SCAN LINE O
     SCAN LINE !
     SCAN LINE 2
     SCAN LINE 3
     SEGMENTA
              B
77. 000
        11 -
              C
        11
             D
37
        11
        11
10
              F
        11
11
             G
      . "
12.
             DP
13
       BLANK
15
      DBO
16
      DBI
17
      DEZ
18
      DB 3
2
      DB 4
10
      085
      D8 6
21
      D8 7
22
. 3
      BCD SWITCH LOWER BYTE READ ENABLE (REG)
      BCD SWITCH UPPER BYTE READ ENABLE (RET)
.4
25
      FREQUENCY SWITCH READ ENABLE
26
      +50
27
28
29
     GND
30
11
32
33
    RETURN LINE O
34 RETURN LINE !
35
    RETURN LINE 2
36
    RETURN LINE 3
    RETURN LINE 4
18 RETURN LINE S
19
    RETURN LINE G
40 RETURN LINE 7
```

```
PINT
 AB
        +5V
        +54
  C
        + 5V
 DEF
        VCMOS
        + 15V
        + 15 V
 H
 J
       -15V
 K
        REO
                 SPARE
        RET
                 AID# 2 BYTE READ ENABLE
 M
        RE2
                 AID*1 LO BYTE READ ENABLE
       RE3
                 A/D#1 HI BYTE READ ENABLE
 N
 P
       REY
                 14° COUNTER LO BYTE READ FRABLE
 R
                 1/40 COUNTER HI BYTE READ ENABLE
       RES
 ST
       RE9
                  WAVEFORM EPROM READ FITABLE
       FIRQ
 U
 V
       RESET
 W
       IRQ
 X
       GND
 ス人自つけて下げしたし
       GND
       140
       10"
 M
             CONVERTI
     PCO
             100 NORMAL MODE
NAXIC CHIM DIDIZ
     PCI
     PC2
              SPARE
     PC3
             COMPLETE
     PC4
             COMPLETE 2
     PC 5
             OC FAIL
             OB FAIL
     PC6
              ØA FAIL
     PC7
     GND
     GND
      GND
```

EDGE CONNECTOR PI, P2, P3 PIN LIST

FIGURE 10

```
PINI#
        +5v
        +5v
        +5V
  23
        YCMOS
  5
        +15
  6
        +15
  7
       -15
  8
        NMT
  G
        DBO
 10
        DEI
 11
        DB2
  13
        083
 13
       DB4
 14
       D85
 1.5
       DB 6
       DB7
       WEO
                DIGITAL TO AHALOG CONVERTER LO BYTE WRITE ENABLE
 18
       WEI
               DIGITAL TO ANALOG CONVERTER HI BYTE WRITE I HABLE
 17
       WE2
               SPARE
 23
       WE3
                SPARE
 21
       GND
 22
       GND
 23
       WEY
                LOAD DAG
 21
       WE5
                CLEAR COMMUTATION FAIL INTERRUPT
       PAO
                  WAVEFORM GENERATION EPROM READ SELECT
       PAI
       PA2
       PA3
                  MUX # 1 SELECT
 21
       PA4
 30
       PA 5
 31
       PA 6
                  MUX # 2
                          SELECT
 32
       PA 7
 33
      PBO
                  OUT PUT FREQ SELECT
 31
       PBI
       PB2
                DISABLE PHASE A CONVERTER
 3333794723
       PB3
                DISABLE PHASE B
                                  CONVERTE
       PB4
                DISABLE PHASE C CONVERTER
       PBS
                CONVERTER OSCILLATOR 33KHZ OFFSET
       PB6
                DISABLE CONVERTER
       PB7
                CONVERT 2
      GND
      GND
      GND
```

# FIGURE II

A 1	CD4097 BE		
A 2	AD 582 KD	ANALOG DEVICES	
A3	AD 571 JD		
AH	7474N		
A.S	7406 N		
AL	7407 N		
	744532		
A7			
A S	8T 97		
A9			
A 10	87 97	ANALOG DEVICES	
AH	AD571 JD		
A 12	AD 582 KD	ANALOG DEVICES	
A 13	CD 4097 BE		
AH	74 LS 374		
AIG	74 LS 374		
A 16	74 LS 393		
A 17	7415 393		
A 18	CD 4017 BE		
A 17	CD 4050 BE		
A 20	CD 4098 BE		
A 21	CD 4073 BE		
A : 2	AD 584 JH		
A :3	7402		
A : 4	LM 741 C		
A 5	AD 75 22LD	ANALOG DEVICES	
A.6.	XR 22076	EXAR	
A . 7		(NOT AVAILABLE) MOTOROLA	
A 18	2716	DATEL	
A 29	2716	INTEL	
A 30	WC 6810	MOTOROLA	
A 31		MOTOROLA	
A 32.		MOTOROLA	
A 33	MC 68 B 21	MOTOROLA	
A 34	MC 6840	(NOT AVAILABLE) MOTOROLA	
A 35	8216	INTEL	
A 36 A 37	8216	MIEL	
A 37	7415138		
A .8	7445154		
A 39	7415138		
A 10	87 97		
A 41	8T 97		
A 42	8797		CONTROLLER PARTS LIST
A A 41 A A 41 A A 44 A A 445	7445 32		CONTROLLER PARTS EIST
A 44	741504	THEFT	FIGURE 11
A 45	8279	INTEL	Part I F Y
			Part I II

AL	16	CD	4050	BE
	17		4071	
	18	CD	4071	
A	19	CD		BE
	50	CD		BE
A 5	1	00	4013	
A 5	.0	10	Un12	Q.F
AS	3	20	1011	DE
A 5	4	20	11011	BE
	55	-0	ווטף	BE
AAAAA	-1	00	4011 4011 4011 4082 4082	Q.E
A .	7	CD	1007	BE.
1	-0	-	4081	BE
1	- 0			oc.
A	17	740	6	
7			SII	
A	61	74 6	504	or
	62	CD	4093	BE
	63	CD	4001	GE
	54		4018	
A	65	CD	4018	BE
	66	CD	4018	BF
	07	CD	4018	BE
A	,8	74	LS 35	2
AAAA	69	CD	4011	BE
A T	70	CD	4013	RE
A 7	1.1	CD	4013	BE
AT	2	CD	4081	BE

Q1 2N2ZZZ Q2 2N 2ZZZ Q3 2N 2ZZZ Q4 2N 2907

CONTROLLER PARTS LIST

FIGURE 11 Part Z of 4


```
RI
                      4.7K, 10%, 1/4 wat
                      4.7K, 10%, 14 wall
  R2
                       4.7K, 10% , 1/4 wat
  R3
  RY
                       1550, 570, 1/4 wath 2.750, 570, 1/4 wath
  R5
                       2.75, 590,1/4 wall
 R6
 17
                       1510, 590, 1/4 wall
 R8
                       5.1K, 109, 1/4 watt
 89
                       4.7K, 10%, 1/4 watt
 RIO
                       I MEG. 570, 14 wat
 RII
 RIZ
                       500 SU POT
 R13
                       IOK POT
 RIY
                       500 S. POT.
 RIS
                       1KN, 10%, 14 wat
                       6K , 10% /4 watt
 R16
 R17
 R18
                       560K, 10%, 14 watt
                       4.7K ,
                               1090, 14 wat
 R19
                       5.1K,
 RZO
                               1070, 1/4 wat
                       5.1K,
 RZI
                               10% . Yywatt
                                       Yy wat
 R22
                       5.1K,
                               107-1
                               5901
 RZ3
                       4.7K,
                                       1/4 mat
                                      14 watt
                       5.1K,
 RZY
                               10%
                               10% , 1/ywatt
 R25
                       4.7K,
 R26
                                      1/4 mall
                        4.7K
                               10%
 R 27
                       4.7K,
                               10% , 1/4 watt
                               109- , 1/4 wat
 P. 28
                       IOK,
                               10%, 1/4 watt
                       IOK,
 R29
                       IOK;
                               10%, 14 wat
 R30
 F 31
                       TOK POT
                       10K, 10% // watt
 R 32
                        10K, 10%, 14 unt
 R 33
 R 34
                        10K, 10%, 1/4 walt
 RES
                       680 su, 107., 14 matt
                       680 sv , 1070 , 14 walt (80 sv , 1070)
 P. 36
 R 37
 R38
                       3KN, 107. 1/4 wat
 R 39
                        3KN, 10%, 'W watt
 R 40
                        3KN, 10%, 14 wat
 RYI
                        NOT USED
                        1500, 107. 1/2 wat
 R 42
                        4.7K, 1090, 1/2 wall
4.7K, 1090, 1/4 wall
20 MEG, 1090 /4wall
 R43
 44
 RYS
 RY6
                        22 K, 10%, Yy wat
 R47
                         IOK POT
 R48
                         2.7K, 109., 14 wett
                         2.2K, 10% /ywall
 R49
                          10 K, 1090, 1/4 wat
RP80 -7
```


CONTROLLER PARTS LIST


-27- FIGURE II


CRI CRZ CR3 CR4 CR5 CR6 CR7 CR8 CR9 CR10	DIDDE, SILICON, IN 914 DIDDE, SHOTTKY, INSEZI DIDDE, SILICON, IN 914 DIDDE, ZENER, IN 4101; DIDDE, ZENER, IN 4101; DIDDE, ZENER, IN 4101, DIDDE, SHOTTKY, INSEZI NOT USED DIDDE, ZENER, IN 4737, DIDDE, ZENER, IN 4737,	8.2v 8.2v 8.2v 7.5v 7.5v
SW1	SWITCH, MOMENTARY CONTACT,	NORM. CLOSED . PUSH BUTTON
C1, C3	300 p₹	
c2,c4	luF,35v	
C <b>5</b>	.002 NF	
C6	. 012 AF	
C7,C8,C9,C		
C11, C12, C	C13 IMF	
C14	20pf	
C15	26 pF	
C16	470 pf	
	***	
ATAL 1 KTAL 2	4,00 MH2 1,728 MH2	
onnectof, E	OGE 43/86 PIN SOLDE	R TAIL, STANFORD MPLIED ENGINEERING
ONNECTOR, W WOTEROLA W	IRE-WRAP, RIGHT ANGLE . 50 PIN IRE-WRAP MODULE	MOTORDIA MEX 68 WW


CONTROLLER PARTS LIST FIGURE II Part 4 of 4














MPU BOARD Sheet 5 of 6



MPU BOARD SCHEMATIC Sheet 6 of 6





-36-

